



Multiport Memory as a Medium for Interprocessor Communication in Multiprocessors

By

Nasser Asgari

B.Sc., M.Sc.

Thesis submitted for the degree of

Doctor of Philosophy

February 2003

Abstract

The performance of a multiprocessor greatly depends on the effectiveness of its interprocessor communication. Shared memory and message passing are two major communication architectures for multiprocessors. In shared memory systems, processors communicate by writing to and reading from a common memory. In message passing architectures, nodes communicate by passing messages through an interconnection network using send and receive commands. Both systems have their advantages and disadvantages. This study aims to explore the feasibility of using multiport memories for interprocessor communication based on message passing.

The individual ports of a multiport memory provide independent access to memory cells and can be used as communication links. In the communication structure proposed in this study, several nodes connected to a multiport memory can communicate in parallel without the overhead and delay of the bus architecture, or the interconnection network of a typical shared memory system. The small number of ports on multiport memory is a limiting factor that restricts the number of nodes connected to this structure.

The proposed structure can be scaled by using a hierarchy in which the nodes that are not connected directly can communicate through network controllers and other available multiport memories. In this structure, shared memory is used as a link for

message passing. In contrast to other shared memory systems, the small shared memory in this structure is exclusively used for communication purpose.

The first stage in evaluating the proposed structure was the design and implementation of a small multiprocessor called MultiCom. In this prototype system, four nodes were interconnected by a 4-port memory. The memory management of MultiCom could prevent the nodes from interfering with each other using static and dynamic allocations. In particular, dynamic allocation used fewer but larger buffers that could be assigned to any communication on demand, and full memory utilization was possible. It could also handle multicasting and broadcasting very efficiently. As dynamic allocation required a lock mechanism for allocating the buffers, in the absence of hardware locks on multiport memories, two new software locks for controlling the ownership of the multiport memory were designed and successfully tested. Using a basic communication protocol for MultiCom, the measured communication rate was 4.2 times faster than a system using serial links, 11 times faster than a system using dual-port memories, and 14 times better than a bus-based system. In addition, compared to a system using dual-port memories, the system enjoyed a four-fold reduction in cost.

A simulation model was designed to evaluate the performance of the scaled structure. The model showed that the structure was scalable for small systems in which all of the nodes were connected as a group using a single multiport memory. It also confirmed that the structure only required small amount of shared memory for message passing. However, the performance of the cluster structure in the original proposal in which several groups were connected using a network controller was not desirable. The communication rate dropped considerably under high inter-group message transfers because of the overloaded network controller. To overcome this problem, the cluster structure was modified and separate network controllers were used for each group. In addition, an extra multiport memory was used to interconnect the network controllers. With this modification, the performance of a cluster was significantly improved and overloading of the network controllers was considerably reduced. The structure of a network of clusters was also improved to accommodate the modified cluster structure, and other measures were implemented to reduce the load of network controllers. The improved structure can be used for medium to large-scale systems.



Contents

Abstract	i
Statement of Originality	iii
Acknowledgments	iv
Contents	vi
List of Figures	xiv
List of Tables	xviii
List of Publications	xix

CHAPTER 1	Introduction	1
1 Bac	kground and motivation	2
2 Obj	jectives and scope of the study	4
3 Cor	ntributions	4
3.1	Communication structure	5
3.2	Multiport memory management	5
3.3	Communication protocols	6
3.4	Support circuits for multiport memory	6
4 The	esis structure	6
4.1	Background	7
4.2	Interprocessor communication	7
4.3	Multiport memory for interprocessor communication	7
4.4	Hardware model	7
4.5	Memory management	8
4.6	Simulation model	8
4.7	Improved communication structure	8
4.8	Further directions	8
4.9	Structure of multiport memory	9
CHAPTER 2	Interprocessor Communication	10
1 Int	roduction	11
2 Sha	ared memory	11
2.1	Shared memory with a single bus	12
2.2	Interleaved shared memory	13
	2.2.1 Multiple-bus shared memory	13
	2.2.2 Crossbar switch	14

		2.2.3 Multistage network	16
3	3 M	essage passing	18
	3.	1 Network topologies	18
		3.1.1 Static topologies	19
		3.1.2 Dynamic topologies	24
	3.	2 Interconnection methods	25
		3.2.1 Serial links	25
		3.2.2 Parallel links	25
		3.2.3 Dual-port memory	26
4	4 C	onvergence	30
	5 Sł	ared memory using multiport memory	32
	6 C	onclusion	34
•			
CHAPTE	R 3	Multiport Memory for Interprocessor Communication	35
CHAPTE			
CHAPTE	1 M	Communication	36
CHAPTE	1 M	Communication ultiport memory: background and previous work	36 36
CHAPTE	1 M 1.	Communication ultiport memory: background and previous work	36 36 38
CHAPTE	1 M 1.	Communication ultiport memory: background and previous work	36 36 38 39
CHAPTE	1 M 1.	Communication ultiport memory: background and previous work 1 Multiport memory design 2 Innovative structures for multiport memory 3 Application of multiport memory	366 386 399
CHAPTE	1 M 1.	Communication ultiport memory: background and previous work	36 38 39 39 41
CHAPTE	1 M 1. 1. 1.	Communication ultiport memory: background and previous work	36 38 39 39 41 42
CHAPTE	1 M 1. 1. 1. 2 Pi	Communication ultiport memory: background and previous work 1 Multiport memory design 2 Innovative structures for multiport memory 3 Application of multiport memory 1.3.1 Processor design 1.3.2 Special purpose systems 1.3.3 Communication.	36 38 39 39 41 42 43
CHAPTE	1 M 1. 1. 1. 2 P 2	Communication ultiport memory: background and previous work 1 Multiport memory design 2 Innovative structures for multiport memory 3 Application of multiport memory 1.3.1 Processor design 1.3.2 Special purpose systems 1.3.3 Communication.	36 38 39 39 41 42 43
CHAPTE	1 M 1. 1. 1. 2 P1 2	Communication ultiport memory: background and previous work 1 Multiport memory design 2 Innovative structures for multiport memory 3 Application of multiport memory 1.3.1 Processor design 1.3.2 Special purpose systems 1.3.3 Communication. coposed structure for interprocessor communication. 1 Communication in a group	36 38 39 39 41 42 43 44 45

	3.1	MultiCom, a hardware prototype	49
	3.2	Simulation model	49
4	Disc	eussion	50
	4.1	Availability of multiport memory	50
	4.2	Pinout of multiport memory	51
	4.3	Overloading of network controller	52
5	Con	clusion	52
CHAPTER	4	MultiCom: A Hardware Model	54
1	Har	dware design	55
	1.1	Nodes	55
	1.2	Four-port memory	57
	1.3	Interface and hardware block diagram	58
2	Pro	gramming	60
	2.1	Synchronization	60
	2.2	Test program	62
3	Buf	fer allocation	64
4	Res	ults and discussion	64
	4.1	Comparison of results	65
5	Con	nclusion	68
CHAPTER	5	Memory Management and	
		Communication Protocol	69
1	Mei	mory management	70
	1.1	Static allocation	70

	1.2	Dynamic allocation	72
	1.3	Multicast / broadcast	73
2	Sem	aphore signalling.	74
	2.1	Hardware semaphore	74
	2.2	Software semaphore	77
		2.2.1 TOKEN passing	79
		2.2.2 Waiting list	80
		2.2.3 Lock with BUSY	82
		2.2.4 Fast lock	85
3	Con	nmunication protocol	88
	3.1	Basic communication protocol	89
	3.2	Protocol for dynamic allocation	92
	3.3	Protocol for multicast / broadcast	96
4	Res	ults from MultiCom	100
	4.1	Details of data transfer	100
	4.2	Results of static allocation	101
	4.3	Results of dynamic allocation	103
	4.4	Results of multicasting/broadcasting	105
	4.5	Comparison of results	107
		4.5.1 Comparison to a bus-based system	107
		4.5.2 Comparison to a system using dual-port memory	108
		4.5.3 Comparison to serial links	109
5	Disc	cussion	110
	5.1	Improving the performance	111
		5.1.1 Increasing the speed of nodes	111
		5.1.2 Use of wider datapath	111
	5.2	Structure of the allocation table	112
6	Cor	nclusion	114

CHAPTER	6	Simulation Modelling 1	17
1	Sim	ulation model	118
2	Stru	ıcture of simulation model	118
	2.1	Node module	119
	2.2	Multiport memory module	119
	2.3	Network controller module	120
	2.4	Log file	120
3	Sim	ulation stages	121
	3.1	Simulation of MultiCom	121
		3.1.1 Static allocation	122
		3.1.2 Dynamic allocation	123
	3.2	Simulation of a larger group	125
	3.3	Simulation of a cluster of groups	129
		3.3.1 Communication protocol in a cluster	130
		3.3.2 Header of a packet	133
		3.3.3 Results	133
	3.4	Simulation model for the entire network	137
4	Disc	cussion	137
	4.1	Group structure	138
	4.2	Overloaded network controller	139
5	Con	nclusion	140
CHAPTER	7	Improved Communication Structure 1	42
1	Imp	proved cluster structure	143
2	Mod	dified network structure	147
3	Imp	proved network structure	151

4 Disc	ussion	158
4.1	Scaling of the structure	158
4.2	Use of 8-port memories	158
4.3	Practical issues	159
5 Cone	clusion	160
CHAPTER 8	Conclusion and Further Directions 1	62
1 Cone	clusions	163
2 Furt	her research	166
2.1	Hardware support for multiport memory	166
	2.1.1 Multiport semaphore logic	167
	2.1.2 Centralized control.	167
2.2	Use of DMA for data transfer	168
2.3	Using different communication structure	169
	2.3.1 Mesh structure	169
	2.3.2 Increasing the port count of multiport memory	170
APPENDIX	Structure of Multiport Memory 1	72
1 Stru	cture of single-port memory	173
2 Stru	cture of dual-port memory	175
2.1	Control logic for dual-port memory	176
	2.1.1 Busy logic for simultaneous access conflicts	177
	2.1.2 Semaphore logic	179
	2.1.3 Interrupt logic for signalling	180
3 Stru	cture of multiport memory	181
4 Disc	ussion	182

	Bibliography 1				
5	Sun	nmary	190		
	4.4	Simultaneous read of a cell	190		
		4.3.3 Interrupt logic	186		
		4.3.2 Semaphore logic	185		
		4.3.1 Busy logic	184		
	4.3	Control logic for multiport memory	184		
	4.2	Large number of pinout	184		
	4.1	Limited capacity	182		