Low-Density Parity-Check Codes: Construction and Implementation

by

Gabofetswe Alafang Malema

B.S Computer Engineering
M.S Electrical Engineering and Computer Science

Thesis submitted for the degree of

Doctor of Philosophy

in

School of Electrical and Electronic Engineering,
Faculty of Engineering,
Computer and Mathematical Sciences

The University of Adelaide, Australia

November 2007
# Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Contents</td>
<td>iii</td>
</tr>
<tr>
<td>Publications</td>
<td>xi</td>
</tr>
<tr>
<td>Statement of Originality</td>
<td>xiii</td>
</tr>
<tr>
<td>Acknowledgements</td>
<td>xv</td>
</tr>
<tr>
<td>List of Figures</td>
<td>xvii</td>
</tr>
<tr>
<td>List of Tables</td>
<td>xxiii</td>
</tr>
</tbody>
</table>

## Chapter 1. Introduction

1.1 Overview .................................................. 1
1.2 LDPC Codes ................................................. 2
1.3 Thesis Contribution .......................................... 4
1.4 Thesis Outline .............................................. 6

## Chapter 2. LDPC Codes

2.1 Linear Block Codes ......................................... 9
2.2 Low-Density Parity-Check Codes ................................ 10
2.3 LDPC Representation ....................................... 11
2.4 LDPC Encoding .................................................. 12
2.5 LDPC Decoding ................................................. 13
  2.5.1 Decoding Algorithm ......................................... 13
2.6 LDPC Code Design ............................................. 18
2.7 LDPC Optimization and Evaluation ............................ 19
  2.7.1 LDPC Code Performance Optimization Techniques ...... 19
  2.7.2 Error Rate .................................................. 21
2.8 LDPC Implementation ......................................... 22
2.9 LDPC Applications ........................................... 22

Chapter 3. Constructing LDPC Codes .................................. 25

3.1 Random Constructions ........................................ 26
  3.1.1 MacKay Constructions ..................................... 26
  3.1.2 Bit-Filling Algorithm ...................................... 27
  3.1.3 Progressive Edge-Growth Algorithm ....................... 29
3.2 Structured Constructions ...................................... 30
  3.2.1 Combinatorial Designs ..................................... 30
  3.2.2 Finite Geometry ........................................... 32
  3.2.3 Algebraic Methods ....................................... 33
  3.2.4 Advantages of Structured Codes ......................... 35
3.3 Column-Weight Two Codes Based on Distance Graphs .......................... 36
  3.3.1 LDPC Code Graph Representation ......................... 36
  3.3.2 Cages .................................................... 38
  3.3.3 Code Expansion and Hardware Implementation .......... 39
  3.3.4 Performance Simulations .................................. 42
<table>
<thead>
<tr>
<th>Chapter 4. Constructing Quasi-Cyclic LDPC Codes</th>
<th>53</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1 Quasi-Cyclic LDPC Codes</td>
<td>54</td>
</tr>
<tr>
<td>4.2 Proposed Search Algorithm for QC-LDPC Codes</td>
<td>56</td>
</tr>
<tr>
<td>4.3 Column-Weight Two Quasi-Cyclic LDPC Codes</td>
<td>62</td>
</tr>
<tr>
<td>4.3.1 Girth-Eight Codes</td>
<td>63</td>
</tr>
<tr>
<td>4.3.2 Girth-Twelve Codes</td>
<td>65</td>
</tr>
<tr>
<td>4.3.3 Girths Higher than Twelve</td>
<td>67</td>
</tr>
<tr>
<td>4.3.4 Performance Simulations</td>
<td>68</td>
</tr>
<tr>
<td>4.4 Quasi-Cyclic Codes of Higher Column-Weights</td>
<td>70</td>
</tr>
<tr>
<td>4.4.1 Girth-Six Codes</td>
<td>70</td>
</tr>
<tr>
<td>4.4.2 Girth-Eight Codes</td>
<td>74</td>
</tr>
<tr>
<td>4.4.3 Girth-Ten and Twelve Codes</td>
<td>75</td>
</tr>
<tr>
<td>4.4.4 Performance Simulations</td>
<td>79</td>
</tr>
<tr>
<td>4.5 Summary</td>
<td>86</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Chapter 5. LDPC Hardware Implementation</th>
<th>89</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.1 LDPC Decoder Architecture Overview</td>
<td>90</td>
</tr>
<tr>
<td>5.1.1 Number of Processing Nodes</td>
<td>90</td>
</tr>
<tr>
<td>5.1.2 Reduced Hardware Complexity</td>
<td>93</td>
</tr>
</tbody>
</table>
## Contents

5.1.3 Numeric Precision ........................................... 94
5.2 Encoder Implementation ..................................... 96
5.3 Fully Parallel and Random LDPC Decoders .................. 97
  5.3.1 Structuring Random Codes for Hardware Implementation 97
5.4 Summary ....................................................... 106

### Chapter 6. Quasi-Cyclic LDPC Decoder Architectures 109

6.1 Interconnection Networks for QC-LDPC Decoders .......... 110
  6.1.1 Hardwired Interconnect .................................. 110
  6.1.2 Memory Banks ............................................ 111
6.2 LDPC Communication through Multistage Networks .......... 113
  6.2.1 LDPC Communication ..................................... 115
  6.2.2 Multistage Networks ...................................... 116
  6.2.3 Banyan Network .......................................... 116
  6.2.4 Benes network .......................................... 119
  6.2.5 Vector Processing ....................................... 120
6.3 Message Overlapping ......................................... 120
  6.3.1 Matrix Permutation ...................................... 124
  6.3.2 Matrix Space Restriction ................................ 126
  6.3.3 Sub-Matrix Row-Column Scheduling ...................... 130
6.4 Proposed Decoder Architecture ............................... 140
6.5 Summary ....................................................... 142

### Chapter 7. Conclusions and Future Work 145

7.1 Conclusions ................................................... 145
7.2 Future Work .................................................. 147
Bibliography
Abstract

Low-Density Parity-Check Codes: Construction and Implementation

by

Gabofetswe A. Malema

Low-density parity-check (LDPC) codes have been shown to have good error correcting performance approaching Shannon’s limit. Good error correcting performance enables efficient and reliable communication. However, a LDPC code decoding algorithm needs to be executed efficiently to meet cost, time, power and bandwidth requirements of target applications. The constructed codes should also meet error rate performance requirements of those applications. Since their rediscovery, there has been much research work on LDPC code construction and implementation. LDPC codes can be designed over a wide space with parameters such as girth, rate and length. There is no unique method of constructing LDPC codes. Existing construction methods are limited in some way in producing good error correcting performing and easily implementable codes for a given rate and length. There is a need to develop methods of constructing codes over a wide range of rates and lengths with good performance and ease of hardware implementability. LDPC code hardware design and implementation depend on the structure of target LDPC code and is also as varied as LDPC matrix designs and constructions. There are several factors to be considered including decoding algorithm computations, processing nodes interconnection network, number of processing nodes, amount of memory, number of quantization bits and decoding delay. All of these issues can be handled in several different ways.

This thesis is about construction of LDPC codes and their hardware implementation. LDPC code construction and implementation issues mentioned above are too many to be addressed in one thesis. The main contribution of this thesis is the development of LDPC code construction methods for some classes of structured LDPC codes and techniques for reducing decoding time. We introduce two main methods for constructing structured codes. In the first method, column-weight two LDPC codes are derived from distance graphs. A wide range of girths, rates and lengths are obtained compared to existing
methods. The performance and implementation complexity of obtained codes depends on the structure of their corresponding distance graphs. In the second method, a search algorithm based on bit-filing and progressive-edge growth algorithms is introduced for constructing quasi-cyclic LDPC codes. The algorithm can be used to form a distance or Tanner graph of a code. This method could also obtain codes over a wide range of parameters. Cycles of length four are avoided by observing the row-column constraint. Row-column connections observing this condition are searched sequentially or randomly. Although the girth conditions are not sufficient beyond six, larger girths codes were easily obtained especially at low rates. The advantage of this algorithm compared to other methods is its flexibility. It could be used to construct codes for a given rate and length with girths of at least six for any sub-matrix configuration or rearrangement. The code size is also easily varied by increasing or decreasing sub-matrix size. Codes obtained using a sequential search criteria show poor performance at low girths (6 and 8) while random searches result in good performing codes.

Quasi-cyclic codes could be implemented in a variety of decoder architectures. One of the many options is the choice of processing nodes interconnect. We show how quasi-cyclic codes processing could be scheduled through a multistage network. Although these networks have more delay than other modes of communication, they offer more flexibility at a reasonable cost. Banyan and Benes networks are suggested as the most suitable networks.

Decoding delay is also one of several issues considered in decoder design and implementation. In this thesis, we overlap check and variable node computations to reduce decoding time. Three techniques are discussed, two of which are introduced in this thesis. The techniques are code matrix permutation, matrix space restriction and sub-matrix row-column scheduling. Matrix permutation rearranges the parity-check matrix such that rows and columns that do not have connections in common are separated. This technique can be applied to any matrix. Its effectiveness largely depends on the structure of the code. We show that its success also depends on the size of row and column weights. Matrix space restriction is another technique that can be applied to any code and has fixed reduction in time or amount of overlap. Its success depends on the amount of restriction and may be traded with performance loss. The third technique already suggested in literature relies on the internal cyclic structure of sub-matrices to achieve overlapping. The technique is limited to LDPC code matrices in which the number of sub-matrices is equal to row and column weights. We show that it can be applied to other codes with a larger number of
sub-matrices than code weights. However, in this case maximum overlap is not guaranteed. We calculate the lower bound on the amount of overlapping. Overlapping could be applied to any sub-matrix configuration of quasi-cyclic codes by arbitrarily choosing the starting rows for processing. Overlapping decoding time depends on inter-iteration waiting times. We show that there are upper bounds on waiting times which depend on the code weights. Waiting times could be further reduced by restricting shifts in identity sub-matrices or using smaller sub-matrices. This overlapping technique can reduce the decoding time by up to 50% compared to conventional message and computation scheduling.

Techniques of matrix permutation and space restriction results in decoder architectures that are flexible in LDPC code design in terms of code weights and size. This is due to the fact that with these techniques, rows and columns are processed in sequential order to achieve overlapping. However, in the existing technique, all sub-matrices have to be processed in parallel to achieve overlapping. Parallel processing of all code sub-matrices requires the architecture to have the number of processing units at least equal to the number sub-matrices. Processing units and memory space should therefore be distributed among the sub-matrices according to the sub-matrices arrangement. This leads to high complexity or inflexibility in the decoder architecture. We propose a simple, programmable and high throughput decoder architecture based on matrix permutation and space restriction techniques.
Publications


This page is blank
Statement of Originality

This work contains no material that has been accepted for the award of any other degree or diploma in any university or other tertiary institution and, to the best of my knowledge and belief, contains no material previously published or written by another person, except where due reference has been made in the text.

I give consent to this copy of the thesis, when deposited in the University Library, being available for loan and photocopying.

Signed ___________________________ Date ___________________________
This page is blank
Acknowledgements

This work is dedicated to my mother, Tshireletso Alafang.

I would like to thank my supervisors, Assoc. Prof. M. Liebelt and Assoc. Prof. C.C. Lim, for the guidance they have provided throughout my research. Thank you, Prof. M. Liebelt for also reading my thesis. Your comments have been of a great help. I am also grateful to the staff of School of Electrical and Electronic Engineering for their collective support. My office mates and colleagues, Tony, Adam, Zhu and Bobby you have helped me a lot.

I also thank my mother again for giving me a second chance in education. Without your vision and patience I wouldn’t be where I am. And thanks Dad, Alafang Malema, for listening.

Gabofetswe Alafang Malema
This page is blank
## List of Figures

1.1 A basic communication system block diagram ................................. 2

2.1 LDPC code (a) matrix representation (b) Tanner graph representation. 12

2.2 MPA calculations on a Tanner graph. ........................................... 17

3.1 Combinational design (a) points and subset arrangement with corresponding graph form (b) incidence matrix. ................................. 32

3.2 (a) Finite geometry with $\rho = 2$ and $\gamma = 3$ (b) corresponding type-I incidence matrix. ................................................................. 33

3.3 A LDPC code matrix derived from a distance graph. ......................... 37

3.4 A (6,4) cage graph. ................................................................. 41

3.5 A matrix representation of (6,4) cage graph. .................................. 41

3.6 (4,5) cage graph with 19 vertices. ............................................. 42

3.7 BER performances of very high girth LDPC codes constructed from cage graphs (25 iterations). ................................................................. 42

3.8 BER performances of some $(k, 5)$-cages LDPC codes (25 iterations). .... 43

3.9 Column formations for column-weight three girth six codes using type I connections (a) (16,3,4) code (b) (20,3,4) code. ......................... 47

3.10 Column formations for column-weight three girth six codes using type II connections (a) (20,3,4)code (b) (24,3,4) code. ......................... 47
List of Figures

3.11 Column formations for column-weight four girth six codes (a) type I connections (b) type II connections. 48
3.12 Column formations for a girth eight (64,3,4) code. 49
3.13 Column formations graph structure for girth eight codes for (N,3,k) codes. 49
3.14 BER performances of obtained codes with 25 iterations. 51

4.1 Quasi-cyclic code sub-matrices arrangement (a) with all non-zero sub-matrices (b) with zero sub-matrices. 55
4.2 Graph representation of a (16,2,4) code with girth eight. 59
4.3 Matrix representation of a (16,2,4) code with girth eight. 59
4.4 General structure of QC-LDPC codes using sequential search. 59
4.5 LDPC graph three-cycle formations with three groups. 62
4.6 Formation of smaller cycles than the target girth. 63
4.7 (49,2,7) girth-eight code (a) row connections (b) distance graph connections, (7,4) cage. 64
4.8 Row connections for a (70,2,7) code with girth eight. 64
4.9 Girth-eight (49,2,7) code using random search. 64
4.10 Row connections for girth-twelve LDPC codes (a) (60,2,4) code (b) (80,2,4) code. 67
4.11 Group row connections forming girth-sixteen LDPC code with row weight of 4. 67
4.12 BER performance of obtained codes with 35 iterations. 70
4.13 BER performance of larger dimension codes compared to graphical codes with 35 iterations. 71
4.14 Girth-six (42,3,6) code using sequential searches. 72
4.15 Row-column connections for (a) (42,4,6) and (b) (42,5,6) girth-six quasi-cyclic codes. 73
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.16</td>
<td>Group shifts increments for girth-six code.</td>
<td>74</td>
</tr>
<tr>
<td>4.17</td>
<td>Row-column connections for a (42,3,6) quasi-cyclic girth-six code using a random search.</td>
<td>74</td>
</tr>
<tr>
<td>4.18</td>
<td>BER performance curves for (3,6) regular codes with 25 iterations.</td>
<td>80</td>
</tr>
<tr>
<td>4.19</td>
<td>Simple protograph with derived code graph structure.</td>
<td>81</td>
</tr>
<tr>
<td>4.20</td>
<td>QC-LDPC code structures (a) irregular structure (b) regular structure.</td>
<td>82</td>
</tr>
<tr>
<td>4.21</td>
<td>BER performances of irregular compared to regular codes.</td>
<td>83</td>
</tr>
<tr>
<td>4.22</td>
<td>BER performances regular (504,3,6) qc-ldpc code compared to Mackay and PEG codes of the same size.</td>
<td>83</td>
</tr>
<tr>
<td>4.23</td>
<td>BER performances regular (1008,3,6) qc-ldpc codes compared to Mackay and PEG codes of the same size.</td>
<td>84</td>
</tr>
<tr>
<td>4.24</td>
<td>BER performances irregular (504,3,6) qc-ldpc code compared to Mackay and irregular PEG codes of the same size.</td>
<td>84</td>
</tr>
<tr>
<td>4.25</td>
<td>BER performances irregular (1008,3,6) qc-ldpc code compared to Mackay and irregular PEG codes of the same size.</td>
<td>85</td>
</tr>
<tr>
<td>4.26</td>
<td>BER performances high-rate qc-ldpc code compared to a finite geometry code.</td>
<td>85</td>
</tr>
<tr>
<td>5.1</td>
<td>Fully parallel LDPC decoder architecture.</td>
<td>91</td>
</tr>
<tr>
<td>5.2</td>
<td>Serial LDPC decoder architecture with unidirectional connections.</td>
<td>92</td>
</tr>
<tr>
<td>5.3</td>
<td>Semi-parallel LDPC decoder architecture with unidirectional connections.</td>
<td>93</td>
</tr>
<tr>
<td>5.4</td>
<td>Rearranged LDPC matrix for reduced encoding.</td>
<td>95</td>
</tr>
<tr>
<td>5.5</td>
<td>Shift encoder for quasi-cyclic LDPC codes.</td>
<td>95</td>
</tr>
<tr>
<td>5.6</td>
<td>Restricted space for random code matrix.</td>
<td>98</td>
</tr>
<tr>
<td>5.7</td>
<td>Conventional and half-broadcasting node connections.</td>
<td>98</td>
</tr>
<tr>
<td>5.8</td>
<td>Unordered and ordered random code matrix space.</td>
<td>98</td>
</tr>
<tr>
<td>5.9</td>
<td>Row-column connections for an $18 \times 36$ random code.</td>
<td>100</td>
</tr>
</tbody>
</table>
List of Figures

5.10 Permuted 18×36 random code. ................................. 101
5.11 Column-row ranges for a random (36,3,6) LDPC matrix. ........... 102
5.12 Unordered random matrix space, with average wire length of 500. .... 103
5.13 Rearranged random matrix space with average wire length reduced by 13%. 103
5.14 Row ranges or bandwidths for the original and rearranged matrices. .... 104
5.15 Maximum cut is the number of row-ranges crossing a column. ......... 104
5.16 Number of vertical row-range cuts for columns. ...................... 104

6.1 Block diagram of LDPC decoder direct interconnection nodes. ........... 111
6.2 Sub-matrix configuration for a parity-check matrix. ...................... 112
6.3 Block diagram of LDPC decoder using memory blocks for communication. 113
6.4 Crossbar communication network. .................................. 113
6.5 Block diagram of a LDPC decoder using multistage networks. ........... 114
6.6 2×2 switch passes input data to lower or upper output port. ........... 116
6.7 4x4 and 8x8 banyan networks. .................................... 117
6.8 A 8x8 Benes network. ............................................. 119
6.9 Computation scheduling of check and variable nodes with and without overlapping. ........................................... 121
6.10 Plot of gain with respect to the number of iterations when inter-iteration waiting time is zero. ................................... 122
6.11 Plot of gain with respect to waiting times compared to sub-matrix size, \( p \). 123
6.12 Row-column connections space. ................................... 124
6.13 Scheduling by rearranging the matrix (a) original constructed LDPC matrix (b) rearranged LDPC matrix. ......................... 127
6.14 Overlapped processing of the rearranged matrix. ....................... 127
6.15 Overlapping by matrix space restriction. ............................ 127
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.16</td>
<td>Quasi-cyclic basis matrix (a) without space restriction (b) with space restriction.</td>
<td>128</td>
</tr>
<tr>
<td>6.17</td>
<td>BER performance of restricted and unrestricted qc-ldpc codes.</td>
<td>129</td>
</tr>
<tr>
<td>6.18</td>
<td>Another overlapping by matrix space restriction.</td>
<td>129</td>
</tr>
<tr>
<td>6.19</td>
<td>BER performance of restricted and unrestricted qc-ldpc codes using second space restriction (25 iterations).</td>
<td>130</td>
</tr>
<tr>
<td>6.20</td>
<td>quasi-cyclic code.</td>
<td>131</td>
</tr>
<tr>
<td>6.21</td>
<td>Scheduling example of check and variable nodes with overlapping.</td>
<td>131</td>
</tr>
<tr>
<td>6.22</td>
<td>Calculation of starting addresses for check and variable nodes with overlapping.</td>
<td>133</td>
</tr>
<tr>
<td>6.23</td>
<td>Maximum distance covering all points on a circle (a) with two points (b) with three points.</td>
<td>133</td>
</tr>
<tr>
<td>6.24</td>
<td>Gain with varying waiting time and zero or constant inter-iteration waiting time.</td>
<td>135</td>
</tr>
<tr>
<td>6.25</td>
<td>Waiting times for a quasi-cyclic (1008,3,6) code of example in Figure 4.24.</td>
<td>136</td>
</tr>
<tr>
<td>6.26</td>
<td>BER performance of code with constrained shifts compared to code with unconstrained shifts (25 iterations).</td>
<td>138</td>
</tr>
<tr>
<td>6.27</td>
<td>Matrix configuration with matrix space restriction.</td>
<td>138</td>
</tr>
<tr>
<td>6.28</td>
<td>Overlapping Decoder architecture based on matrix permutation and space restriction.</td>
<td>138</td>
</tr>
<tr>
<td>6.29</td>
<td>Pipelining of reading, processing and writing stages of decoding computations.</td>
<td>141</td>
</tr>
<tr>
<td>6.30</td>
<td>Overlapping Decoder architecture based on matrix permutation and space restriction.</td>
<td>141</td>
</tr>
</tbody>
</table>
This page is blank
List of Tables

3.1 Sizes of some known cubic cages with corresponding code sizes, girths and rates. .................................................. 39
3.2 Some of known cages graphs with vertex degree higher than three. . . . . . 40
3.3 Column-weight four girth-six minimum group sizes. .......................... 50
3.4 Column-weight three girth-eight minimum group sizes using type II connections. .................................................. 50
4.1 Girth-twelve ($N, 2, k$) code sizes using sequential searches and two row groups. 66
4.2 Girth-twelve ($N, 2, k$) codes sizes using random searches and two row groups. 68
4.3 Code sizes with girth higher than twelve using sequential searches. ....... 69
4.4 girth-six minimum group sizes with a sequential search. .................... 71
4.5 ($N,3,k$) and ($N,4,k$) girth-eight codes minimum group sizes using sequential search. .................................................. 75
4.6 Obtained ($N,3,k$) girth-eight LDPC codes sizes using random searches .. 75
4.7 ($N,3,k$) LDPC codes sizes with girth ten and twelve. ...................... 79
5.1 Results for different parity-check matrix sizes. (original/reordered matrix) 106
6.1 Variable to check nodes communication ................................. 118
6.2 Check to variable nodes communication ................................. 118
This page is blank