

**Modeling, Control and Stability Analysis of
VSC-HVDC Links Embedded in a Weak
Multi-Machine AC System**

by

Liying WANG

B.E. and M.E., North China Electrical Power University

Thesis submitted for the degree of

Doctor of Philosophy

in

School of Electrical and Electronic Engineering

Faculty of Engineering,

Computer and Mathematical Sciences

The University of Adelaide, Australia

August 2013

©Copyright 2013
Liyang WANG
All rights Reserved



THE UNIVERSITY
of ADELAIDE

Typeset in Word2010
Liyang WANG

*Dedicated to my family, my husband, Xike, and my beloved Yaoyi
for their constant support and unconditional love.
I love you all dearly.*

Abstract

The primary aim of this thesis is to investigate the small-signal dynamic performance of high voltage direct current (HVDC) transmission links based on voltage source converter (VSC) technology operating in parallel with the existing longitudinal Australian power system. This thesis presents the principle design methodology to achieve robust controllers for VSCs including inner current controller, outer power and voltage controllers as well as the supplementary damping controllers for enhancing the small-disturbance rotor-angle stability of a weak multi-machine power system with embedded VSC-HVDC links.

Three types of linear current controller schemes (proportional-integral, proportional-resonant and Dead-Beat schemes) are investigated and discussed in detail to identify the most suitable control method. Due to its wider bandwidth and superior performance under unbalanced operating conditions, the Dead Beat current controller is set as the inner current controller that has not been analysed in detail in the literature.

A new methodology for the selection and optimization of the parameters of the proportional-integral compensators in the various control loops of a VSC-HVDC transmission system using a decoupled control strategy is also proposed in this thesis. It was found that the new methodology is effective in a relatively strong system. However, since the method did not take various operating conditions and system disturbances into account, it will not be effective in a relatively weak system. The analysis shows that the

design of robust outer loop controllers is challenging due to the limited bandwidth of the inner current controller in a weak AC system. Therefore, the second primary objective of the project was to develop a simple fixed parameter controller, which can perform well over a wide range of operating points within the active/reactive power (PQ) capability chart of the VSCs. To achieve this second objective, various grid conditions including various Short Circuit Ratios (SCRs), different X/R ratios and PQ capabilities of the VSC system were studied.

To support the primary objectives, a detailed higher order small-signal model of the DB controlled VSC is developed and systematically verified. As an original contribution, the study developed a new methodology to linearize the modulator/demodulator blocks which are used to develop the small signal models for several key components such as the sampling block, the delay block and the DB inner current controller.

The initial values of the PI/PID compensator parameters are obtained by applying the classical frequency response design methods to a set of detailed linear models of the open-loop transfer functions of the VSC-HVDC control system. It was concluded that an iterative process may be required after examining the co-operation performance of these controllers designed.

In the final chapter of this thesis, the small-signal rotor-angle stability of a model of the Australian power system with embedded VSC based HVDC links was examined. For the analytical purposes of this thesis a simplified model of the Australian power system is used to connect the high capacity, but as yet undeveloped, geothermal resource in the region of Innamincka in northern South Australia via a 1,100 km HVDC link to Armidale in northern New South Wales. It is observed that the introduction of the new source of geothermal power generation has an adverse impact on the damping performance of the system. Therefore, two forms of stabilization are examined: (i) generator power system stabilisers (PSS) fitted to the synchronous machines which are used to convert geothermal energy to electrical power; and (ii) power oscillation damping controllers (PODs) fitted to the VSC-HVDC link. In the case of the PODs two types of stabilizing input signals are considered: (i) local signals such as power flow in adjacent AC lines and (ii) wide-area signals such as bus voltage angles at key nodes in the various regions of the system. It was concluded that the small-signal rotor-angle stability of the interconnected AC/DC system has been greatly enhanced by employing the designed damping controllers.

Statement of Originality

This work contains no material which has been accepted for the award of any other degree or diploma in any university or other tertiary institution and, to the best of my knowledge and belief, contains no material previously published or written by another person, except where due reference has been made in the text.

I give consent to this copy of my thesis when deposited in the University Library, being made available for loan and photocopying, subject to the provisions of the Copyright Act 1968.

I also give permission for the digital version of my thesis to be made available on the web, via the University's digital research repository, the Library catalogue and also through web search engines, unless permission has been granted by the University to restrict access for a period of time.

Signed

08/12/13
Date

Acknowledgements

Firstly, I would like to express my sincere appreciation to my supervisor, Associate Professor Nesimi Ertugrul for all your help, support, guidance, time, and, most of all, the lessons you have taught me. Special thanks to Mr David Vowles, my co-supervisor, for his excellent guidance, insightful conversations and endless encouragement throughout the duration of the research. Working side-by-side with him was an honour and a privilege. I also extend my gratitude to Professor Boon-Teck Ooi, Mr Jian Hu and Dr Lianxiang Tang for their assistance in understanding and implementing the Dead-Beat control algorithm.

I am also grateful to the China Scholarship Council (CSC) and the University of Adelaide (UA) for their financial support of this work. In addition, my thanks go also towards all the members in the school of Electrical and Electronic Engineering of the University of Adelaide, in particular Dr Nicolangelo Iannella, Ahmed Abdolkhalig and Qiming Zhang for their great help with thesis writing, interesting discussions and providing data analysis tool for producing the technical eigenvector compass plots.

Finally, I would like to thank my parents for the invaluable support they provided during the period of research. Special thanks to my beloved husband and daughter, Xike. Thank you so much for your endless love, support and understanding. Thank you, Yaoyi, for the joy and encouragement you have brought to my life.

Table of Contents

Abstract.....	i
Statement of Originality.....	iii
Acknowledgements.....	iv
Table of Contents.....	v
List of Figures.....	viii
List of Tables.....	xix
List of Publications.....	xxi
Symbols.....	xxii
Acronyms.....	xxiv
Chapter 1: Introduction.....	1
1.1 Background.....	1
1.2 VSC-HVDC System.....	2
1.2.1 VSC Topology.....	2
1.2.2 Operation Principle of VSC.....	3
1.2.3 Characteristics and Applications of VSC-HVDC.....	4
1.3 Literature Review.....	6
1.3.1 Control Strategies of VSC-HVDC.....	6
1.3.2 Small Signal Modeling.....	11
1.3.3 Grid Interconnection.....	13
1.4 Thesis Overview.....	15
1.4.1 Research Gap.....	15

1.4.2	Thesis Outline.....	16
Chapter 2:	VSC-HVDC Control Structures	18
2.1	Introduction	18
2.2	Background Study for System Modeling	20
2.2.1	Frame Transformation	20
2.2.2	Transient Mathematical System Model	22
2.3	Description of Controllers and Determination of Controller Parameters	24
2.3.1	Proportional Integral Control.....	24
2.3.2	Proportional Resonant Control	39
2.3.3	Dead Beat Control	42
2.4	Conclusion.....	56
Chapter 3:	Analytical Modeling of DB Controlled VSC	58
3.1	Diagram of DB model	59
3.2	Characterizing the Components of VSC Small Signal Model.....	60
3.2.1	Phase Locked Loop	61
3.2.2	Frame Transformation	72
3.2.3	Grid Voltage Signal Filter	76
3.2.4	Reference Current Phase Compensation and Voltage Prediction Block	77
3.2.5	Discrete DB Current Feedback Control Block and Current Input Generation ..	78
3.2.6	Characterizing ZOH Block, Sampling Block and Inner Current Control.....	79
3.2.7	Reference Voltage Generation of the Converter.....	102
3.2.8	Voltage Source Converter.....	103
3.2.9	Grid Model	107
3.3	Comparison of the Small Signal Linear Model and PSCAD Simulation	109
3.4	Extension of the DB Controlled VSC Together with DC Link	112
3.4.1	Model of DC Link	112
3.4.2	Interconnection of Subsystems	115
3.4.3	Model of the DB Controlled VSC Including a DC Link	117
3.5	Conclusion.....	118
Chapter 4:	Controller Design for VSC-HVDC Connected to a Weak AC Grid	120
4.1	Introduction	120
4.2	Issues for VSC-HVDC Embedded in a Weak AC Grid	121
4.2.1	Circuit Analysis	122
4.2.2	System Stability Analysis based on A Simplified Model.....	123

4.3	Controller Design Methodology.....	124
4.3.1	Scenarios Considered in Controllers Design.....	125
4.3.2	Calculation of the Steady State Operating Points	127
4.3.3	Controller Design for Rectifier	129
4.3.4	Controller Design for Inverter.....	148
4.3.5	Cross-Coupling Effects Examination.....	154
4.4	Discussions and Conclusions	163
Chapter 5:	Stability of VSC-HVDC Links Embedded with the Weak Australian Grid	165
5.1	Introduction.....	165
5.2	Preparation Tasks for Interconnection	167
5.2.1	Admittance Matrix Representation of the Integrated Grid and Filter	168
5.2.2	Scaling the Existing System.....	173
5.2.3	DC Link Parameter Sensitivity	178
5.3	Integrating with the Simplified Australian Grid	179
5.3.1	Accuracy Evaluation of Designing VSC Controllers Based on Simplified Grid Admittance Model.....	180
5.3.2	Stability Analysis	186
5.3.3	Damping Controllers Design.....	194
5.4	Conclusion and Discussion	210
Chapter 6:	Conclusion.....	212
6.1	Summary	212
6.2	Original Contributions and associated Key Results	214
6.2.1	Original Contributions	214
6.2.2	Associated Key Results of the Thesis	214
6.3	Suggestions for Further Research	217
Appendix A:	VSC-HVDC System Parameters.....	219
Appendix B:	Method (II) for Elimination of Modulator/De-modulator System	221
Appendix C:	Method (I) for Elimination of Modulator/Demodulator System	225
Appendix D:	Lead-Lag Block.....	231
Appendix E:	Regional Boundaries for the National Electricity Market & Committed Developments.....	233
Appendix F:	Performance Evaluation of all the Power and Voltage Controllers with a New set of DC Link Parameters	235
Appendix G:	VSC-HVDC System (II) Parameters	243
Reference	245

List of Figures

Figure 1-1 A typical VSC topology connected to the AC grid (a) simplified diagram, (b) the details of the circuit including three phase two-level VSC using IGBTs.....	3
Figure 2-1 Current control classifications	19
Figure 2-2 Representation of rotating vector in converter including stationary $\alpha\beta$ reference frame and abc natural reference frame.	21
Figure 2-3 Representation of rotating vector in dq reference frame and $\alpha\beta$ eference frame	22
Figure 2-4 Single line diagram representation of VSC-HVDC.....	22
Figure 2-5 (a) The diagram of the inner and outer controllers; (b) Inner current control loop.	25
Figure 2-6 Flow chart of the process for determining the PI compensator parameters for VSC-HVDC control system	27
Figure 2-7 Detailed inner current control loop in pu system.....	28
Figure 2-8 Block diagram of DC voltage control scheme in pu system.....	29
Figure 2-9 (a) Block diagram of active power control scheme in pu system; (b) block diagram of reactive power control scheme in pu system.	30
Figure 2-10 VSC-HVDC system diagram.....	32

Figure 2-11 Open-loop Bode plots of the current controller transfer function (i) without PI control (blue solid line); (ii) with PI compensation using initial parameters (green dashed line).....	33
Figure 2-12 Step responses of current controller transfer function (i) without PI control (blue solid line); (ii) with PI compensation using initial parameters (green dashed line).....	34
Figure 2-13 Open-loop Bode plots of the outer DC controller transfer-function (i) without PI compensation (solid blue line); and (ii) with PI compensation using the initial parameters (dashed green line).	35
Figure 2-14 Step responses of the outer DC controller transfer-function (i) without PI compensation (solid blue line) and (ii) with PI compensation using the initial parameters (dashed green line).....	35
Figure 2-15 Open-loop Bode plots of the outer active/reactive power controller transfer-function (i) without PI compensation (blue solid line) and (ii) with PI compensation using the initial parameters (dashed green line).....	36
Figure 2-16 Responses of VSC-HVDC following a reversal of the power order for (i) the initial set of PI compensator parameters (red line); (ii) the parameters obtained with the optimization function (2-34) (blue line) and (iii) the parameters obtained with the refined optimization function (2-35) (cyan line). The reference values of the variables are shown in green line.....	37
Figure 2-17 Structure of the paralleled harmonic compensators	40
Figure 2-18 Diagram of $\alpha\beta$ reference frame mathematical model of VSC system....	41
Figure 2-19 The simplified model of PR current controlled VSC system in $\alpha\beta$ reference frame	41
Figure 2-20 The categories of DB current controllers	42
Figure 2-21 Digital DB current controlled VSC system.....	43
Figure 2-22 The closed-loop DB current Control	44
Figure 2-23 Pole-zero map of the one sample delay system: red cross: one sample delay DB without considering the computation delay time; blue cross: represents one sample delay DB considering the computation delay time; green cross: represents reducing the proportional gain;.....	45
Figure 2-24 One sample delay DB control with Smith Predictor	46

Figure 2-25 Internal model control design for DB implementation block47

Figure 2-26 The block diagram of solving feedback transfer function DB current control48

Figure 2-27 The structure of the solving feedback transfer function DB current controller48

Figure 2-28 Frequency response and step response of various DB current controllers49

Figure 2-29 PSCAD step response simulation results of the DB current controller ..54

Figure 3-1 Small signal model of VSC with the discrete DB current controller.....60

Figure 3-2 Structure of phase locked loop.....62

Figure 3-3 Non-linear model for PLL65

Figure 3-4 Block diagram of PLL linearized model.....66

Figure 3-5 Frequency response of PLL in the case study.....68

Figure 3-6 Linearized model verification, 1% step change in phase.....68

Figure 3-7 50% step (180°) change in phase69

Figure 3-8 1% step change in frequency70

Figure 3-9 PLL responses to 90% magnitude step change of input voltage70

Figure 3-10 PLL output phase angle in comparison with input phase angle when being subject to a sudden 90% magnitude step change of input voltage70

Figure 3-11 PLL output frequency in comparison with input frequency when being subject to a sudden 90% magnitude step change of input voltage71

Figure 3-12 PLL output phase angle when being subject to an A-phase to ground fault71

Figure 3-13 PLL output frequency when being subject to an A-phase to ground fault72

Figure 3-14 Relationship between converter reference frame and grid RI reference frame73

Figure 3-15 Controlled voltage source representation with an inductance74

Figure 3-16 Test results for grid RI reference frame transformation74

Figure 3-17 The test circuit for small signal mathematical equation75

Figure 3-18 Small signal test results for the grid frame transformation.....75

Figure 3-19 Current compensation block verification.....77

Figure 3-20 Frequency responses of pure one sample delay.....	80
Figure 3-21 Step responses of pure one sample delay	81
Figure 3-22 Demonstration of ZOH function.....	82
Figure 3-23 A typical sampled data system structure	83
Figure 3-24 Composition of a rectangular impulse.....	83
Figure 3-25 Frequency responses of ZOH block and its approximation	84
Figure 3-26 Step responses of ZOH block and its approximation	85
Figure 3-27 Verification of responses to the sinusoid input for ZOH by Matlab	86
Figure 3-28 Responses to the sinusoid input for ZOH by PSCAD	86
Figure 3-29 Comparison of the simulation results	87
Figure 3-30 Frequency response of inner current controller and its approximations	88
Figure 3-31 Step response of inner DB current controller and its approximation	89
Figure 3-32 Implementation of the inner DB current controller scheme in continuous domain and in the z domain.....	90
Figure 3-33: Comparison of the responses of (i) the discrete DB current controller and (ii) its first order Pad é Approximation to a sinusoidal input signal.	91
Figure 3-34 The abc natural reference frame DB current control block.....	91
Figure 3-35 The simplified abc natural reference frame DB current control block...	92
Figure 3-36 The simplified $\alpha\beta$ reference frame DB current control block	92
Figure 3-37 Simplified dq reference frame DB current control block including the time-varying terms (modulator/de-modulator)	92
Figure 3-38 Modulator/de-modulator system.....	93
Figure 3-39 Transfer function representation of the modulator/de-modulator system transform from $\alpha\beta$ reference frame to dq reference frame	96
Figure 3-40 Small signal model for DB current controller in equivalent dq reference frame	98
Figure 3-41 Compare Y_d/Y_q outputs from (i) the modulator/de-modulator system; (ii) the small-signal equivalent transfer function and (iii) the small-signal equivalent state space. (a) $U_{dSTEP} = 0, U_{qSTEP} = -0.02$ and (b) $U_{dSTEP} = -0.02, U_{qSTEP} = 0$;	99
Figure 3-42 Difference between Y_d/Y_q outputs from (i) the modulator/de-modulator system versus the small-signal equivalent transfer function; (ii) the modulator/de-	

modulator system versus the small-signal equivalent state space. (a) $U_{dSTEP} = 0, U_{qSTEP} = -0.02$ and (b) $U_{dSTEP} = -0.02, U_{qSTEP} = 0$;99

Figure 3-43 Compare Y_d/Y_q outputs from the (i) modulator/de-modulator system; (ii) the small-signal equivalent transfer function and iii) the small-signal equivalent state space102

Figure 3-44 Test circuit for the detailed VSC model106

Figure 3-45 The equivalent circuit diagram of grid107

Figure 3-46 Small signal model of the grid108

Figure 3-47 (a) Grid side current and (b) filter bus voltage responses of i) large signal model ii) small signal model following a input voltage step change order on $\Delta V_{cq}^C = -0.56kV$109

Figure 3-48 Comparison of the converter output current $\Delta I_{cd}^C, \Delta I_{cq}^C$ using the (i) large signal model simulating with VSC simplified as a controlled voltage source; (ii) the small-signal model for AC system with different SCRs.....111

Figure 3-49 Comparison of the converter output currents $\Delta I_{cd}^C, \Delta I_{cq}^C$ from the (i) large signal model using the detailed VSC model, and (ii) the small-signal model for the weak AC system112

Figure 3-50 The model DC transmission link113

Figure 3-51 Test circuit for DC link test114

Figure 3-52 The converter currents behind the DC capacitor from both of the rectifier side and inverter side (circle: Large signal model; rectangular: Small signal model)114

Figure 3-53 Demonstration of sub-modular interconnection115

Figure 3-54 The base model for the converter side controller117

Figure 3-55 Comparison of the converter output currents $\Delta I_{cd}^C, \Delta I_{cq}^C$ using the (i) large-signal model simulated in the detailed VSC model including the DC link, and (ii) the small-signal model for a weak AC system together with the DC link.....118

Figure 4-1 Single phase equivalent circuit122

Figure 4-2 Simplified DB current controlled VSC.....123

Figure 4-3 Zeros/poles in z-domain for (a) weak system (b) strong system of a DB current controlled VSC system124

Figure 4-4 (a) Bode plots and (b) step responses of a DB current controlled VSC system	124
Figure 4-5 Flow chart of the controller design methodology.....	125
Figure 4-6 PQ capability chart (a) demonstration chart; (b) defined operating points	126
Figure 4-7 Single-line diagram of AC side converter including a high-pass filter ..	129
Figure 4-8 Influence of the DC link model: (a) pole-zero map of $I_q(s)/I_{qref}(s)$; (b) Bode plots of $I_q(s)/I_{qref}(s)$	129
Figure 4-9 Basic structure for outer power controller design	130
Figure 4-10 (a) In the DB current controlled VSC with $P=P_{max}$ (a) eigenvalue maps with SCR reduced from 7.5 to 0.5 at a step of -1 (i.e. A to G); (b) Bode plots of the TF (blue: SCR=7.5, red: SCR=4.5, cyan: SCR=2).	133
Figure 4-11 The time-domain simulation results: PSCAD SCR=7.5 (solid cyan line); Matlab SCR=7.5 (dash-dot blue line); PSCAD SCR=2 (solid black line); Matlab SCR=2(dash-dot red line).	134
Figure 4-12 Four main low frequency modes for A: rectifier mode with a 90° angle; B: rectifier mode with a 75° angle; C: rectifier mode with a 60° angle; a: inverter mode under 90° angle; b: inverter mode under 75° angle; c: inverter mode under 60° angle;	135
Figure 4-13 The Bode plots of the DB current controlled VSC. blue: rectifier mode under 90° angle; cyan: Rectifier mode under 75° angle; red: rectifier mode under 60° angle; magenta: inverter mode under 90° angle; black: inverter mode under 75° angle; green: inverter mode under 60° angle;	135
Figure 4-14 Step responses of DB current controlled VSC for the rectifier (left) and the inverter (right). rectifier mode at angle 90° (blue); rectifier mode at angle 75° (cyan); rectifier mode at angle 60° (red); inverter mode at angle 90° (magenta); inverter mode at angle 75° (black); inverter mode at angle 60° (green);	136
Figure 4-15 For DB controlled VSC with SCR=2 (a) the eigenvalue map with P equals to be 1pu (A), 0.5pu (B) and 0pu (C); (b) Bode plots of the TF with different loading conditions. blue: P=1pu, cyan: P=0.5pu, red: P=0pu).	137
Figure 4-16 (a) The eigen-value map and (b) Bode plot of the transfer function for the DB current controlled VSC at SCR=2 and different power factors ($Q=Q_{max}$, $Q=0$ and	

Q=Q_{min}) under full load condition. (dark blue: lagging power factor, light blue: unity power factor, red: leading power factor)..... 138

Figure 4-17 The analysis of the transfer functions using Bode plots and at 36 operating conditions in total (a) SCR=2 at 90° (b) SCR=2 at 75°; (c) SCR=7.5 at 90°; (d) SCR=7.5 at 75°; 139

Figure 4-18 Right half-plane zeros for the transfer function of the open loop power controller 141

Figure 4-19 Bode plots of the selected cases for the power controller design 142

Figure 4-20 The Bode plots with (a) low-pass filter; (b) DB current controlled VSC with a low-pass filter; (c) designed PI compensator; (d) open loop transfer function of $P(s)/P_{ref}(s)$ 143

Figure 4-21 Step responses of $P(s)/P_{ref}(s)$ 143

Figure 4-22 Control block for the power controller 144

Figure 4-23 A typical MIMO system, in which the hidden feedback loop is shown in red lines 144

Figure 4-24 Bode plots of selected cases in the AC voltage controller design 146

Figure 4-25 The Bode plots of (a) low-pass filter; (b) $U_f(s)/I_{dref}(s)$ of DB current controlled VSC with a low-pass filter; (c) the designed PI compensator and (d) open loop transfer function of $U_f(s)/U_{fref}(s)$ at the rectifier side..... 147

Figure 4-26 Step responses of $U_f(s)/U_{fref}(s)$ 148

Figure 4-27 Control block for AC voltage controller..... 148

Figure 4-28 The frequency responses of (a) $U_{dc}(s)/I_{qref}(s)$; (b) $U_{dc}(s)/I_{dref}(s)$; (c) $U_{f_inv}(s)/ I_{q_ref_inv}(s)$ and (d) $U_{f_inv}(s)/I_{d_ref_inv}(s)$ being subject to the operating point variation of the rectifier side converter (36 scenarios), but with a constant operating point at the inverter side converter that is $P_{max}Q_0$, SCR=2 and with angle equals to 90°. 149

Figure 4-29 (a) The Bode plots of the selected cases of the DC voltage controller design $U_{dc}(s)/I_{qref_inv}(s)$; (b) designed PID compensator ($K_{p_dc}+K_{i_dc}/s+K_{d_dc} s/(1+T_{fUdc} s)$)= $-0.024-0.088/s+0.0009 s/(1+0.06 s)$); (c) frequency responses of open loop transfer functions of $U_{dc}(s)/ U_{dc_ref}(s)$ and (d) step responses of the closed-loop $U_{dc}(s)/ U_{dc_ref}(s)$ 151

Figure 4-30 The control block diagram of the DC voltage controller..... 151

Figure 4-31(a) Bode plots of selected cases for inverter end AC voltage controller design $U_{f_inv}(s)/I_{dref_inv}(s)$; (b) designed filter+PI compensator; (c) frequency responses of open loop transfer functions of $U_{f_inv}(s)/U_{f_inv_ref}(s)$; (d) step responses of closed-loop $U_{f_inv}(s)/U_{f_inv_ref}(s)$	153
Figure 4-32 1% step of AC voltage reference at the rectifier end; (a) responses of power at the rectifier end; (b) responses of the filter bus voltage U_{f_rec} at the rectifier end; (c) responses of DC voltage U_{dc_inv} at the inverter end; (d) responses of the filter bus voltage U_{f_inv} at the inverter end.	155
Figure 4-33 1% step of power reference at the rectifier end; (a) responses of the power at the rectifier end ; (b) responses of the filter bus voltage U_{f_rec} at the rectifier end; (c) responses of the DC voltage U_{dc_inv} at the inverter end; (d) responses of the filter bus voltage U_{f_inv} at the inverter end.	156
Figure 4-34 1% Step of the AC voltage reference at the inverter end; (a) response of the power at the rectifier end; (b) response of filter bus voltage U_{f_rec} at the rectifier end; (c) response of the DC voltage U_{dc_inv} at the inverter end and (d) response of the filter bus voltage U_{f_inv} at the inverter end.	157
Figure 4-35 1% step of the DC reference voltage at the rectifier side; (a) the responses of power at the rectifier; (b) the responses of the filter bus voltage U_{f_rec} at the rectifier; (c) the responses of the DC voltage U_{dc_inv} at the inverter end; (d) the responses of the filter bus voltage U_{f_inv} at the inverter end.	158
Figure 4-36 The step responses of U_{finv_ref} (a) and U_{dcinv_ref} (b) and their induced performances in their cross-coupling loops as the system working at an operating point $P_{max}Q_{max}$, SCR=2 with $\varphi=90^{\circ}$. red: Matlab 1%; cyan: PSCAD 1%; black: PSCAD 2%/2; magenta: PSCAD 4%/4; green: PSCAD 8%/8.	161
Figure 4-37 The step responses of U_{dcinv_ref} (a) and U_{finv_ref} (b) and their induced performances in their cross-coupling loops as the system working at an operating point P_0Q_{min} , SCR=7.5 with $\varphi=75^{\circ}$. red: Matlab 1%; cyan: PSCAD 1%; black: PSCAD 2%/2; magenta: PSCAD 4%/4; green: PSCAD 8%/8.	162
Figure 5-1 The diagram of the extended Simplified South-East Australian power grid with VSC-HVDC links.	167
Figure 5-2 Grid model as an admittance	168

Figure 5-3 1% DC voltage step responses of the dynamic and grid admittance models (a) for rectifier side; (b) for inverter side. 170

Figure 5-4 The grid and filter model as an admittance..... 171

Figure 5-5 1% DC voltage step response comparison of the admittance representation of grid model only, and the grid and filter models adopting admittance representation: (a) the rectifier side; (b) the inverter side. 172

Figure 5-6 System parameter scaling scheme 173

Figure 5-7 Scaling of inner current controllers 174

Figure 5-8 Scaling of PI controller with additional filter 176

Figure 5-9 Scaling of the PID controller 176

Figure 5-10 Flow chart of the verification methodology of modeling 177

Figure 5-11 Eigenvalue map of the original and scaled systems 178

Figure 5-12 The comparison of the system eigenvalues between the new updated DC link system and the original system 179

Figure 5-13 The frequency responses for the rectifier side (a) and for inverter side (b) for the higher order grid impedance models (I to V). 181

Figure 5-14 The open loop frequency responses, P_{rec}/P_{ref} 182

Figure 5-15 The step responses test of the power reference at the rectifier side..... 183

Figure 5-16 The open loop frequency responses, $U_{f_ref_rec}/U_{f_rec}$ 183

Figure 5-17 The step response test of the AC voltage reference at the rectifier side 184

Figure 5-18 The open loop frequency responses, $U_{dc_ref_rec}/U_{dc_rec}$ 184

Figure 5-19 The step response test of the DC voltage reference at the inverter side 185

Figure 5-20 The open loop frequency responses, $U_{f_ref_inv}/U_{f_inv}$ 185

Figure 5-21 The step response of the AC voltage reference at the inverter side..... 186

Figure 5-22 Eigenvalue map of the interconnected system..... 187

Figure 5-23 Right eigenvector prototype of mode I40 188

Figure 5-24 Participation factor for mode I40 189

Figure 5-25 Right eigenvector prototype of mode I35 190

Figure 5-26 Participation factor for mode I35 190

Figure 5-27 Right eigenvector prototype of mode I25 191

Figure 5-28 Participation factor for mode I25.....	192
Figure 5-29 Right eigenvector prototype of mode I15.....	193
Figure 5-30 Participation factor for mode I15.....	193
Figure 5-31 Eigenvalue evolution for the PSS damping gain on each generator is increased from zero (no PSS in service) to 30 pu on machine base (750MVA) in 5 pu steps.	194
Figure 5-32 Bode plot for DAMP(s) with $D_{PSS}=20$ pu on M_{base} 750 MVA, $T_w=3$ s and $T_p=0.05$ s.....	196
Figure 5-33 PVr characteristic and curve fitting for Innamincka generator #1	197
Figure 5-34 The comparison of the rotor modes of the system with the equivalent damping torque (blue star) and the system fitted with PSS (red dot) under the high loading condition and light loading condition. The damping gain in Innamincka generators are increased from zero (no PSS in service) to 30 pu in 5 pu steps.....	198
Figure 5-35 Comparison on the power output of generator #1 from Innamincka under the condition with and without PSS in service by applying a small disturbance 0.01pu on the reference voltage of Innamincka generator #1.....	198
Figure 5-36 (a) Damping torque coefficients introduced by the PSS in the Innamincka generator #1 (red curve) compared with the specified damping torque coefficient (blue curve) (b) induced synchronizing torque (D_e equals to be 20 pu on M_{base})	199
Figure 5-37 The schematic diagram of the VSC-HVDC damping system	200
Figure 5-38 Frequency response of lead compensator Q(s) for the local POD	203
Figure 5-39 The eigenvalue map of system fitted with POD, where the letters represent the gains of the POD and KSS is increased from $3.642 \cdot 10^{-3}$ to $7.03642 \cdot 10^{-2}$ with a step size of 0.01.	204
Figure 5-40 The eigenvalue map of system fitted with POD and PSS. Here the letters are the gains of the POD and KSS is increased from $3.642 \cdot 10^{-3}$ to $7.03642 \cdot 10^{-2}$ with a step size of 0.01.....	205
Figure 5-41 Power output of Innamincka generator #1 following a 0.01 pu step change on the voltage reference of Innamincka generators.....	205

Figure 5-42 The performance evaluation of the VSC controllers with the supplementary controllers in service following a step change of 0.01 pu on power reference of the rectifier side converter.206

Figure 5-43 Frequency response of lead compensator $Q(s)$ of the WAPOD207

Figure 5-44 The eigenvalue map of system fitted with WAPOD under high loading condition, where the letters represent the gains of the WAPOD, as KSS is increased from $3.642 \cdot 10^{-4}$ to 0.12 with a step size of 0.02.207

Figure 5-45 The eigenvalue map of system fitted with WAPOD under light loading condition, where the letters represent the gains of the WAPOD, while KSS is increased from $3.642 \cdot 10^{-4}$ to 0.12 with a step size of 0.02.....208

Figure 5-46 Eigenvalue analysis of WAPOD with PSS under high loading condition, where KSS is increased from $3.642 \cdot 10^{-4}$ to 0.12 with a step size of 0.02.....209

Figure 5-47 Power outputs of Innamincka generator #1 following a step change of 0.01 pu on voltage reference of Innamincka generators.209

Figure 5-48 The performance evaluation of the VSC controllers with PSS and WAPOD in service following a step change of 0.01 pu on power reference of the rectifier side converter.210

List of Tables

Table 1-1 Categories of SCR.....	8
Table 2-1 PI parameters comparison.....	38
Table 2-2 Open loop transfer function of DB current controllers.....	49
Table 2-3 Sensitivity to plant parameters.....	50
Table 2-4 Simulation parameter	51
Table 2-5 Summary of specific data obtained from Figure 2-29	54
Table 2-6 Mean derivation of simulation results.....	56
Table 3-1 PLL parameters	67
Table 3-2 Characteristics of the linearized model.....	69
Table 3-3 Characteristics of the step response corresponding to the pure one sample delay.....	81
Table 3-4 Characteristics of the step response corresponding to ZOH.....	85
Table 3-5 Summary of transfer functions for DB current controller, sampling block and delay block	97
Table 3-6 Equivalent dq reference frame transfer function for the lead-lag block	98
Table 3-7 State space equations for DB controller in equivalent dq reference frame	100
Table 3-8 Simulation results for VSC model verification.....	107

Table 3-9 Summary of the large signal model of the AC grid in abc reference frame and small signal model in dq reference frame 108

Table 3-10 Large and small signal for DC link 113

Table 3-11 Parameters for the DC link test 114

Table 4-1 Equivalent Thevenin impedance of the AC grid..... 127

Table 4-2 Basic power flow equation..... 127

Table 4-3 Equations for the power flow study 128

Table 4-4 Modes of the inner current controller (SCR=2) 131

Table 4-5 Participation factors of dominant state variables for selected modes of the inner DB current controller 132

Table 5-1 The units derivation for the PID coefficients 177

Table 5-2 Inter-area modes of the integrating system 186

Table 5-3 Approximate improvements on system damping: comparison of the results obtained from adding with equivalent damping torque (Figure 5-31) and the analysis for participation factor. 194

Table 5-4 Residue analysis of the system..... 202

List of Publications

Published

- [1] **W. Liying** and N. Ertugrul, "Selection of PI compensator parameters for VSC-HVDC system using decoupled control strategy," in *Universities Power Engineering Conference (AUPEC), 2010 20th Australasian*, pp. 1-7.
- [2] **W. Liying**, N. Ertugrul, and M. Kolhe, "Evaluation of dead beat current controllers for grid connected converters," in *Innovative Smart Grid Technologies - Asia (ISGT Asia), 2012 IEEE, 2012*, pp. 1-7.

Papers in Preparation

- [1] **W. Liying**, David J. Vowles and N. Ertugrul, "Reference Frame Transformation Approach for Small Signal Modeling of VSC with Stationary Frame Controllers"
- [2] **W. Liying**, David J. Vowles and N. Ertugrul, " Generalized small signal modeling of DB controlled VSC"
- [3] **W. Liying**, David J. Vowles and N. Ertugrul, "Robust controllers design for DB controlled VSC linked to a weak AC system"
- [4] **W. Liying**, David J. Vowles and N. Ertugrul, "Damping controller design of DB controlled VSC operating in parallel with a Weak Multi-machine AC Power System "

Symbols

A	system matrix
f	filter-bus values of the VSC
P	active power
ac	alternating current quantity
N	base value
C	capacitance
c	converter terminal values of the VSC
I	current
d	d component in the dq frame
D_e	damping torque
K_d	derivative gain
dc	direct current quantity
D	feedthrough matrix
I	imaginary component in the grid RI frame
L	inductance
B	input matrix

K_i	integral gain
s	Laplace factor
max	maximum value
min	minimum value
o	operating point value
C	output matrix
$peak$	peak value
θ	phase angle
abc	phase quantities
PLL	PLL quantity
K_p	proportional gain
q	q component in the dq frame
C	quantity in converter dq frame
G	quantity in grid RI frame
Q	reactive power
R	real component in the grid RI frame
ref	reference value
T_s	sampling time constant
s	source values of the interconnected grid
P	values of controlled plant
db	values of DB current controller
K_v	gain of the voltage controlled oscillator
U	voltage
α	α component in the $\alpha\beta$ frame
β	β component in the $\alpha\beta$ frame

Acronyms

AC	Alternating Current
AVM	Average Value Modeling
AVR	Automatic Voltage Regulator
DB	Dead Beat
DC	Direct Current
DG	Distributed Generation
EMT	Electro-Magnetic Transient
FIR	Finite Impulse Response
GM	Gain Margin
GPS	Global Positioning System
GTOs	Gate Turn-off Devices
H_∞	H Infinity
HSV	Hankel Singular Value
IGBT	Insulated Gate Bipolar Transistors
Im	Imaginary
IMC	Internal Model Control
ITAE	Integral of the Time Absolute-Error Products

KCL	Kirchhoff's Current Law
KVL	Kirchhoff's Voltage Law
LCC	Line-Commutated Control
LL	Lead-Lag
LMI	linear Matrix Inequality
LTI	Linear Time Invariant
Max	Maximum
MIMO	Multi-Input Multi-Output
Min	Minimum
MTDC	Multi-Terminal Direct Current
PCC	Point of Common Coupling
PM	Phase Margin
PI	Proportional-Integral
PLL	Phase Lock Loop
POD	Power Oscillation Damping
PQ	Active-/Reactive- Power
PR	Proportional-Resonant
PSS	Power System Stabilizer
pu	Per Unit
PWM	Pulse Width Modulation
Re	Real
RHP	Right Half Plane
SCR	Short Circuit Ratio
SISO	Single-In Single-Out
SVCs	Static Var Compensators
TF	Transfer Function
VCO	Voltage Controlled Oscillator
VSC-HVDC	Voltage Source Converter- High Voltage Direct Current
WAPOD	Wide Area Power Oscillation Damping
ZOH	Zero Order Holding