Please use this identifier to cite or link to this item:
Scopus Web of Science® Altmetric
Type: Journal article
Title: Optimal memory size formula for moving-average digital phase-locked loop
Author: Ahn, C.
Shi, P.
Hyun You, S.
Citation: IEEE Signal Processing Letters, 2016; 23(12):1844-1847
Publisher: IEEE
Issue Date: 2016
ISSN: 1070-9908
Statement of
Choon Ki Ahn, Peng Shi, Sung Hyun You
Abstract: This letter proposes a new moving-average form of digital phase-locked loop (DPLL) that uses the average value of measurements on a memory horizon and the correction term to estimate phase information. This ensures the desired unbiasedness property for the phase information. A new formula for the optimal memory size of the proposed DPLL with minimization of the expected squared phase error is established. A numerical example is given to show that the developed DPLL has superior robustness against quantization and incorrect noise compared to the existing DPLLs.
Keywords: Digital phase-locked loop (DPLL); moving average; optimal memory size; robustness; unbiasedness
Rights: © 2016 IEEE.
DOI: 10.1109/LSP.2016.2623520
Grant ID: 61573112
Appears in Collections:Aurora harvest 8
Electrical and Electronic Engineering publications

Files in This Item:
There are no files associated with this item.

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.