Please use this identifier to cite or link to this item:
|Scopus||Web of Science®||Altmetric|
|Title:||Low power serial-parallel dynamic shift register|
|Citation:||Electronics Letters, 2003; 39(1):19-20|
|Publisher:||IEE-Inst Elec Eng|
|L. Lee, S. Al-Sarawi and D. Abbott|
|Abstract:||Serial-to-parallel shift registers have a wide range of applications. These registers are commonly found in communication systems and interfaces between electronic peripherals. Presented is a unique low power area efficient 128 bit serial-to-parallel shift register design that contains only four transistors per stage. The new register uses the capacitive bootstrapping technique to overcome the threshold voltage drop of MOSFETs. This logic family is named non-ratioed bootstrap logic (NRBL). Target applications arc dense smart sensor arrays and image sensors.|
|Description:||© 2003 Institution of Engineering and Technology|
|Appears in Collections:||Electrical and Electronic Engineering publications|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.