Please use this identifier to cite or link to this item:
Scopus Web of Science® Altmetric
Type: Journal article
Title: Low power, high speed, charge recycling CMOS threshold logic gate
Author: Celinski, P.
Lopez, J.
Al-Sarawi, S.
Abbott, D.
Citation: Electronics Letters, 2001; 37(17):1067-1069
Publisher: IEE-Inst Elec Eng
Issue Date: 2001
ISSN: 0013-5194
Statement of
Celinski, P.; Lopez, J.F.; Al-Sarawi, S. and Abbott, D.
Abstract: A new implementation of a threshold gate based on a capacitive input, charge recycling differential sense amplifier latch is presented. Simulation results indicate that the proposed structure has very low power dissipation and high operating speed, as well as robustness under process, temperature and supply voltage variations, and is therefore highly suitable as an element in digital integrated circuit design.
Description: © 2001 Institution of Engineering and Technology
DOI: 10.1049/el:20010742
Published version:
Appears in Collections:Aurora harvest 2
Electrical and Electronic Engineering publications

Files in This Item:
There are no files associated with this item.

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.