Please use this identifier to cite or link to this item:
|Scopus||Web of Science®||Altmetric|
|Title:||State-of-the-art in CMOS threshold-logic VLSI gate implementations and applications|
|Citation:||VLSI circuits and systems : 19-21 May 2003, Maspalomas, Gran Canaria, Spain / José Fco. López, Juan A. Montiel-Nelson, Dimitris Pavlidis (eds.), pp. 53-64|
|Series/Report no.:||PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS (SPIE)|
|Conference Name:||VLSI Circuits and Systems Conference (2003 : Gran Canaria, Spain)|
|Peter Celinski, Sorin D. Cotofana, Jose F. Lopez, Said F. Al-Sarawi, and Derek Abbott|
|Abstract:||In recent years, there has been renewed interest in Threshold Logic(TL), mainly as a result of the development of a number ofsuccessful implementations of TL gates in CMOS. This paper presentsa summary of the recent developments in TL circuit design.High-performance TL gate circuit implementations are compared, and anumber of their applications in computer arithmetic operations arereviewed. It is shown that the application of TL in computerarithmetic circuit design can yield designs with significantlyreduced transistor count and area while at the same time reducingcircuit delay and power dissipation when compared to conventional CMOS logic.|
|Description:||© 2003 COPYRIGHT SPIE--The International Society for Optical Engineering. Downloading of the abstract is permitted for personal use only.|
|Appears in Collections:||Electrical and Electronic Engineering publications|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.