Please use this identifier to cite or link to this item: http://hdl.handle.net/2440/30003
Type: Book chapter
Title: A mapping technique for the synthesis of linear threshold gate networks used to implement Boolean functions
Author: Celinski, P.
Sherman, G.
Lopez, J.
Abbott, D.
Citation: Advances in Neural Networks and Applications, 2001 / Nikos Mastorakis (ed./s), pp.224-228
Publisher: World Scientific Publishing
Publisher Place: 222 Rosewood Dve, Danvers, Ma 01923, USA
Issue Date: 2001
ISBN: 9608052262
RMID: 0020012389
Appears in Collections:Electrical and Electronic Engineering publications

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.