Please use this identifier to cite or link to this item:
|Scopus||Web of Science®||Altmetric|
|Title:||High performance bridge style full adder structure|
|Citation:||Proceedings of the SPIE Smart Materials, Nano-, and Micro-Smart Systems. Proceedings of the SPIE, 2008. Volume 7268, pp. 72680D-9|
|Conference Name:||SPIE Smart Materials, Nano-, and Micro-Smart Systems (2008 : Melbourne, Australia)|
|Omid Kavehei, Said F. Al-Sarawi, and Derek Abbott|
|Abstract:||Adders are the core element in arithmetic circuits like subtracters, multipliers, and dividers. Optimization of adders can be achieved at device, circuit, architectural, and algorithmic levels. In this paper we present a new optimize full adder circuit structure that provides an improved performance compared to standard and mirror types adder structures. The performance of this adder in terms of power, delay, energy, and yield are investigated. This paper also proposes a novel simulation setup for full adder cells that is suitable for analyzing full adder cells at the high frequency. The simulation results of this structure will take into account the process variations for a 90 nm CMOS process and present results based on post-layout simulation using Cadence and Synopsys tools.|
|Description:||©2008 COPYRIGHT SPIE--The International Society for Optical Engineering. Downloading of the abstract is permitted for personal use only.|
|Appears in Collections:||Electrical and Electronic Engineering publications|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.