Please use this identifier to cite or link to this item:
|Scopus||Web of Science®||Altmetric|
|Title:||Modeling interrupts for software-based system-on-chip verification|
|Citation:||IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems, 2010; 29(6):993-997|
|Publisher:||IEEE-Inst Electrical Electronics Engineers Inc|
|Xiaoxi Xu and Cheng-Chew Lim|
|Abstract:||The interrupt mechanism in a system-on-chip (SoC) joins the SoCs hardware and software behaviors. We model interrupts as logical rather than physical events and accordingly provides guidelines to compose software components including interrupt-service-routines. As a benefit, classical indeterministic behaviors (due to the parallelism) in the software domain, such as preemption and nesting, can be constructed as early as raw hardware components are being integrated. In effect, while the interrupt mechanism itself is under rigorous stress, it is simultaneously driving the exercise of the entire SoC. This effect can be observed through software profiling at the hardware integration stage.|
|Rights:||Copyright 2010 IEEE|
|Appears in Collections:||Aurora harvest 5|
Electrical and Electronic Engineering publications
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.