Please use this identifier to cite or link to this item:
|Scopus||Web of Science®||Altmetric|
|Title:||On the use of multiplanes on a 2D mesh network-on-chip|
|Citation:||Proceedings of ICA3PP 2011 Workshops, Part II, LNCS 7017, 2011 / Y. Xiang et al. (eds.): pp.276-286|
|Series/Report no.:||Lecture Notes in Computer Science ; 7017|
|Conference Name:||International Conference on Algorithms and Architectures for Parallel Processing (11th : 2011 : Melbourne, Australia)|
|Abstract:||Alike interconnection networks for parallel systems, Networks-on-chip (NoC) must provide high bandwidth and low latency, but they are further constrained by their on-chip power budget. Consequently, simple network topologies such as the 2D Mesh with shallow buffers and simple routing strategies such as dimensional order routing (DOR) have been widely used in order to achieve this goal. A low number of virtual channels could be used to eliminate head-of-line blocking and increase network throughput. Due to the spare routing area in deep submicron technology, another possibility is to replicate the simple network once or more times. This work compares and combines the two approaches, by considering the distribution of a fixed number of virtual channels over one or more multiplanes. A thorough evaluation of the possible 2D mesh network configurations under a range of workloads will show that, provided there is spare area, replicating the 2D mesh with 2 virtual channels results on the best power/performance trade-off.|
|Keywords:||Network-on chip; replication; virtual channels; evaluation|
|Rights:||© Springer-Verlag Berlin Heidelberg 2011|
|Appears in Collections:||Computer Science publications|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.