Please use this identifier to cite or link to this item:
|Scopus||Web of Science®|
|Title:||An accurate analytical spur model for an integer-N phase-locked loop|
|Citation:||Proceedings of the 4th International Conference on Intelligent & Advanced Systems: Emerging technologies for sustainable solutions, held in Kuala Lumpur, 12-14 June, 2012; pp.659-664|
|Conference Name:||International Conference on Intelligent & Advanced Systems (4th : 2012 : Kuala Lumpur)|
|Noorfazila Kamal, Said Al-Sarawi and Derek Abbott|
|Abstract:||Reference spur is a limiting performance factor in an integer-N phase-locked loop (PLL). In this paper, we investigate the effect of VCO gain, ripple magnitude in VCO tuning voltage and reference frequency with reference spur magnitude. Normally, VCO gain and reference frequency are chosen according to needed system requirement, leaving only the ripple voltage on the VCO control signal to be minimised in order to minimize the reference spur. The ripple voltage is mainly contributed by current mismatch, current leakage, switching delay and discrepancies between the rise and fall times in charge pump circuit. In addition, loop filter is also affecting the ripple voltage. In this paper, we consider these effects analytically to predict ripple voltage in the VCO tuning voltage and hence calculate the reference spur magnitude of the PLL device.|
|Keywords:||Reference spur; tuning voltage; charge pump; phase/frequency detector (PFD); voltage controlled oscillator VCO); current mismatch; loop filter|
|Rights:||© 2011 IEEE|
|Appears in Collections:||Electrical and Electronic Engineering publications|
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.