Low power serial-parallel dynamic shift register
Date
2003
Authors
Lee, L.
Al-Sarawi, S.
Abbott, D.
Editors
Advisors
Journal Title
Journal ISSN
Volume Title
Type:
Journal article
Citation
Electronics Letters, 2003; 39(1):19-20
Statement of Responsibility
L. Lee, S. Al-Sarawi and D. Abbott
Conference Name
Abstract
Serial-to-parallel shift registers have a wide range of applications. These registers are commonly found in communication systems and interfaces between electronic peripherals. Presented is a unique low power area efficient 128 bit serial-to-parallel shift register design that contains only four transistors per stage. The new register uses the capacitive bootstrapping technique to overcome the threshold voltage drop of MOSFETs. This logic family is named non-ratioed bootstrap logic (NRBL). Target applications arc dense smart sensor arrays and image sensors.
School/Discipline
Dissertation Note
Provenance
Description
© 2003 Institution of Engineering and Technology