Karami H, F.Karami Horestani, A.2012-05-302012-05-302011Proceedings of the IEEE 2nd International Conference on Networked Embedded Systems for Enterprise Applications, held in Perth, Western Australia, 8-9 December, 2011 / D. Hughes, K. Lee and K.L. Man (eds.), pp.1-69781467304955http://hdl.handle.net/2440/71309Adders are the main parts of processing circuits and play an important role in all mathematical operations like subtraction, multiplication, division, etc. Carry Look ahead Adder (CLA) is one of the fastest adder structures that is widely used in the processing circuits. In this article a new structure for adder is proposed. The results show that compared to the previous common Modified Carry Look ahead Adder (MCLA) structure, the proposed structure has very smaller on-chip area and delay and also it has lower power consumption. Using the proposed structure a 64-bit adder is designed and results are presented. The circuit is designed in TSMC 0.18μm CMOS technology with 1.8v power supply and simulated with HSPICE.en© 2011 IEEEConference paper002011772310.1109/NESEA.2011.61449532-s2.0-8485756887525237