Al-Sarawi, S.Abbott, D.Franzon, P.2006-06-192006-06-191998IEEE Transactions on Advanced Packaging, 1998; 21(1):2-141070-9894http://hdl.handle.net/2440/2382This paper reviews the state-of-the-art in three-dimensional (3-D) packaging technology for very large scale integration (VLSI). A number of bare dice and multichip module (MCM) stacking technologies are emerging to meet the ever increasing demands for low power consumption, low weight and compact portable systems. Vertical interconnect techniques are reviewed in details. Technical issues such as silicon efficiency, complexity, thermal management, interconnection density, speed, power etc. are critical in the choice of 3-D stacking technology, depending on the target application, are briefly discussed. © 1998 IEEE.enJournal article0030006592001998045010.1109/96.6595000000720773000022-s2.0-003200277170598Al-Sarawi, S. [0000-0002-3242-8197]Abbott, D. [0000-0002-0945-2674]