Programmable low-density parity-check decoder
Date
2004
Authors
Malema, G.
Liebelt, M.
Editors
Ko, S.
Advisors
Journal Title
Journal ISSN
Volume Title
Type:
Conference paper
Citation
ISPACS 2004: proceedings of 2004 International Symposium on Intelligent Signal Processing and Communication Systems: November 18-19, 2004, Renaissance Hotel, Seoul, Korea / Sung Jea Ko (ed.):pp.801-804
Statement of Responsibility
Malema, G.; Liebelt, M.
Conference Name
IEEE International Symposium on Intelligent Signal Processing and Communication Systems (2004 : Seoul, Korea)
Abstract
This paper presents a programmable semi-parallel architecture for low-density parity-check (LDPC) codes. Communication conflicts are avoided by edge-coloring the code graph and grouping of edges/physical connections by color. The architecture model is easily scalable and programmable for larger block sizes. Though the communication hardware cost is high, the model can be easily reconfigured to reduce hardware cost at the expense of flexibility in code design and decoding performance. The hardware cost, latency, code flexibility and code performance tradeoffs can be varied over a wide range to suit a wide range of applications. Simple execution control and mapping are other advantages of this model. A behavioral VHDL implementation was developed to verify the functionality of the architecture.
School/Discipline
Dissertation Note
Provenance
Description
Copyright © 2004 IEEE