A multi-level hierarchical quasi-cyclic matrix for implementation of flexible partially-parallel LDPC decoders
Date
2011
Authors
Arkalgud Chandrasetty, V.
Aziz, S.M.
Editors
Advisors
Journal Title
Journal ISSN
Volume Title
Type:
Conference paper
Citation
Proceedings / IEEE International Conference on Multimedia and Expo. IEEE International Conference on Multimedia and Expo, 2011, pp.1-7
Statement of Responsibility
Conference Name
IEEE International Conference on Multimedia and Expo (ICME 2011) (11 Jul 2011 - 15 Jul 2011 : Barcelona, Spain)
Abstract
A novel technique for constructing a multi-level Hierarchical Quasi-Cyclic (HQC) matrix for Low-Density Parity-Check (LDPC) decoder is presented in this paper. A unique multi-level structure of the proposed matrix provides flexibility in generating different code lengths and code rates for various applications such as WiMax, WLAN and DVB-S2. In addition, different combinations of permuted random sub-matrices are embedded in layers, to provide virtual randomness in the LDPC matrix. Simulation results show that the HQC matrices generated by using the proposed technique has bit error rate (BER) performance very close to that of unstructured random matrices. A prototype model of partially-parallel decoder architecture has been designed by using the various matrix configurations available in the proposed technique. FPGA design results show that the proposed decoder is resource efficient and the power requirements are comparable to that of ASIC based decoders.
School/Discipline
Dissertation Note
Provenance
Description
Access Status
Rights
Copyright 2011 IEEE