High performance bridge style full adder structure
Date
2008
Authors
Kavehei, O.
Al-Sarawi, S.
Abbott, D.
Navi, K.
Editors
Al-Sarawi, S.F.
Varadan, V.K.
Weste, N.
Kalantar-Zadeh, K.
Varadan, V.K.
Weste, N.
Kalantar-Zadeh, K.
Advisors
Journal Title
Journal ISSN
Volume Title
Type:
Conference paper
Citation
Proceedings of the SPIE Smart Materials, Nano-, and Micro-Smart Systems. Proceedings of the SPIE, 2008. Volume 7268, pp. 72680D-9
Statement of Responsibility
Omid Kavehei, Said F. Al-Sarawi, and Derek Abbott
Conference Name
SPIE Smart Materials, Nano-, and Micro-Smart Systems (2008 : Melbourne, Australia)
Abstract
Adders are the core element in arithmetic circuits like subtracters, multipliers, and dividers. Optimization of adders can be achieved at device, circuit, architectural, and algorithmic levels. In this paper we present a new optimize full adder circuit structure that provides an improved performance compared to standard and mirror types adder structures. The performance of this adder in terms of power, delay, energy, and yield are investigated. This paper also proposes a novel simulation setup for full adder cells that is suitable for analyzing full adder cells at the high frequency. The simulation results of this structure will take into account the process variations for a 90 nm CMOS process and present results based on post-layout simulation using Cadence and Synopsys tools.
School/Discipline
Dissertation Note
Provenance
Description
©2008 COPYRIGHT SPIE--The International Society for Optical Engineering. Downloading of the abstract is permitted for personal use only.