A 1 GHz differential 2nd-order lowpass sigma delta modulator in CMOS for wireless receivers
Date
2004
Authors
Zhu, Y.
Al-Sarawi, S.
Liebelt, M.
Editors
Abbott, D.
Eshraghian, K.
Musca, C.
Pavlidis, D.
Weste, N.
Eshraghian, K.
Musca, C.
Pavlidis, D.
Weste, N.
Advisors
Journal Title
Journal ISSN
Volume Title
Type:
Conference paper
Citation
Microelectronics: Design, Technology, and Packaging / Derek Abbott, Kamran Eshraghian, Charles A. Musca, Dimitris Pavlidis, Neil Weste (eds.), pp. 35-46
Statement of Responsibility
Yingbo Zhu, Said F. Al-Sarawi, and Michael Liebelt
Conference Name
Microelectronics, MEMS, and Nanotechnology (2003 : Perth, Australia)
Abstract
This paper presents the design of a 1 GHz continuous-time second order Lowpass Sigma Delta Modulator (LPSDM). The design is intended to meet the future requirements of wideband wireless receivers. The continuous-time Noise Transfer Function (NTF) for the modulator is realized using two Gm-C integrators with negative transconductance feedback and three linearized Gm elements. A three-stage delayed comparator is employed for designing the one bit quantizer, therefore a delayed NTF had to be synthesized. The presented target design is 0.18µm CMOS process. The designed chip uses both 3.3V and 1.8V MOSFETs and consumes 80mW including the clock driver and the output buffer. The performance of the modulator based on post layout simulation is 11 bits for a 5 MHz bandwidth and 8.6 bits for an 11MHz bandwidth.
School/Discipline
Dissertation Note
Provenance
Description
©2004 COPYRIGHT SPIE--The International Society for Optical Engineering. Downloading of the abstract is permitted for personal use only.