A Method for Single Radix-10 constant multiplication
Date
2019
Authors
Hoseininasab, S.S.
Nikmehr, H.
Editors
Advisors
Journal Title
Journal ISSN
Volume Title
Type:
Conference paper
Citation
2019 IEEE 5th Conference on Knowledge Based Engineering and Innovation, KBEI 2019, 2019, pp.287-291
Statement of Responsibility
Conference Name
2019 5th Conference on Knowledge Based Engineering and Innovation, KBEI (28 Feb 2019 - 1 Mar 2019 : Tehran, Iran)
Abstract
Decimal multiplication is one of the most extensively used and complex computations in many commercial and financial applications. This paper presents a novel design for a single constant decimal multiplier with constant coefficients of 10 to 19. The parallel generation of partial products is performed using BCD-8421 or BCD-4221 encodings. Decimal multioperand addition has been used for partial product reduction stage. Also, a redundant to none-redundant converter for the last stage of the multiplier is proposed. To evaluate the architecture, a VHDL model is presented and synthesized in TSMC 130nm technology. The results of the implementation show that the parallel single constant decimal multiplier has an interesting delay, area, power consumption, and PDP compared to others decimal multipliers.
School/Discipline
Dissertation Note
Provenance
Description
Access Status
Rights
Copyright 2019 IEEE