New methodologies for high level modeling and synthesis of low density parity check decoders
Files
(Published version)
Date
2008
Authors
Aziz, S.M.
Sharma, S.
Editors
Advisors
Journal Title
Journal ISSN
Volume Title
Type:
Conference paper
Citation
Proceedings of the 11th international conference on computer and information technology, 2008, pp.276-281
Statement of Responsibility
Conference Name
ICCIT 2008 (25 Dec 2008 - 27 Dec 2008 : Khulna, Bangladesh)
Abstract
Low density parity check (LDPC) codes are the error-correcting codes which offer huge advantages in terms of coding gain, throughput and power dissipation. Error correction algorithms are often implemented in hardware in order to ensure fast processing. The hardware implementation of LDPC decoders using traditional hardware description language (HDL) based approach is a complex and time consuming task. This paper investigates new high level approaches to design and synthesis of LDPC decoders using a combination of high level modelling tools. It compares the high level design approaches to traditional HDL-based approach. The results presented in this paper provide some useful insight into the high level design approaches, their efficiencies and possible future directions with a view to develop an efficient design and modelling framework for hardware implementation of complex LDPC decoders. ©2008 IEEE.
School/Discipline
Dissertation Note
Provenance
Description
Access Status
Rights
Copyright 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.