Please use this identifier to cite or link to this item:
https://hdl.handle.net/2440/45036
Citations | ||
Scopus | Web of Science® | Altmetric |
---|---|---|
?
|
?
|
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lim, Z. | - |
dc.contributor.author | Phillips, B. | - |
dc.contributor.editor | Matthews, M.B. | - |
dc.date.issued | 2007 | - |
dc.identifier.citation | ACSSC 2007: Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers:pp.1430-1434 | - |
dc.identifier.isbn | 9781424421107 | - |
dc.identifier.issn | 1058-6393 | - |
dc.identifier.uri | http://hdl.handle.net/2440/45036 | - |
dc.description.abstract | This paper presents a new residue number system implementation of the RSA cryptosystem. The system runs on a low-area, low-power microprocessor that we have extended with hardware support for residue arithmetic. When compared against a baseline implementation that uses non-RNS multi-precision methods, the new RNS implementation executes in 67.7% fewer clock cycles. The hardware support requires 42.7% more gates than the base processor core. © 2007 IEEE. | - |
dc.language.iso | en | - |
dc.publisher | IEEE | - |
dc.title | An RNS-enhanced microprocessor implementation of public key cryptography | - |
dc.type | Conference paper | - |
dc.contributor.conference | Asilomar Conference on Signals, Systems & Computers (41st : 2007 : Pacific Grove, California) | - |
dc.identifier.doi | 10.1109/ACSSC.2007.4487465 | - |
dc.publisher.place | CDROM | - |
pubs.publication-status | Published | - |
dc.identifier.orcid | Phillips, B. [0000-0001-8288-4791] | - |
Appears in Collections: | Aurora harvest 6 Electrical and Electronic Engineering publications |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.