FPGA-based image processor architecture for wireless multimedia sensor network
Date
2011
Authors
Pham, M.D.
Aziz, S.M.
Editors
Zhou, W.
Advisors
Journal Title
Journal ISSN
Volume Title
Type:
Conference paper
Citation
Proceedings of the 2011 9th IEEE/FIP International Conference on Embedded and Ubiquitous Computing (EUC2011), 2011 / Zhou, W. (ed./s), iss.6104513, pp.100-105
Statement of Responsibility
Conference Name
9th IEEE/FIP International Conference on Embedded and Ubiquitous Computing (EUC2011) (24 Oct 2011 - 26 Oct 2011 : Melbourne, Australia)
Abstract
This paper presents the architecture of a FPGA based efficient processing system suited to Wireless Multimedia Sensor Networks. The core is a 16-bit RISC microprocessor, which is designed to operate at low frequency and is optimized for handling instructions and operations of the Wireless Sensor Networks. A part of the processor is empowered with image processing functions, optimized for handling image processing instructions and operates at high frequency. The image processing function of the processor is optimized to achieve high speed processing with minimal hardware and power consumption. Experiments have been conducted to verify the image compression and transmission ability of the proposed design and to investigate other WMSN issues such as image packetization, power management and system synchronization. These experiments reveal that the proposed approach is suitable for WMSN applications and removes a many issues associated with using off-the-shelf processors.
School/Discipline
Dissertation Note
Provenance
Description
Access Status
Rights
Copyright 2011 IEEE