Current studentsExisting staffContact us
 

FPGA-based image processor architecture for wireless multimedia sensor network

Simple item page
dc.contributor.authorPham, M.D.
dc.contributor.authorAziz, S.M.
dc.contributor.conference9th IEEE/FIP International Conference on Embedded and Ubiquitous Computing (EUC2011) (24 Oct 2011 - 26 Oct 2011 : Melbourne, Australia)
dc.contributor.editorZhou, W.
dc.date.issued2011
dc.description.abstractThis paper presents the architecture of a FPGA based efficient processing system suited to Wireless Multimedia Sensor Networks. The core is a 16-bit RISC microprocessor, which is designed to operate at low frequency and is optimized for handling instructions and operations of the Wireless Sensor Networks. A part of the processor is empowered with image processing functions, optimized for handling image processing instructions and operates at high frequency. The image processing function of the processor is optimized to achieve high speed processing with minimal hardware and power consumption. Experiments have been conducted to verify the image compression and transmission ability of the proposed design and to investigate other WMSN issues such as image packetization, power management and system synchronization. These experiments reveal that the proposed approach is suitable for WMSN applications and removes a many issues associated with using off-the-shelf processors.
dc.identifier.citationProceedings of the 2011 9th IEEE/FIP International Conference on Embedded and Ubiquitous Computing (EUC2011), 2011 / Zhou, W. (ed./s), iss.6104513, pp.100-105
dc.identifier.doi10.1109/EUC.2011.38
dc.identifier.isbn9780769545523
dc.identifier.urihttps://hdl.handle.net/1959.8/127028
dc.language.isoen
dc.publisherIEEE
dc.publisher.placeUS
dc.rightsCopyright 2011 IEEE
dc.source.urihttps://doi.org/10.1109/euc.2011.38
dc.subjectcircoprocessors
dc.subjectcoprocessors
dc.subjectimage communication digital integrated circuits
dc.subjectimage processing
dc.subjectwireless snesor networks
dc.titleFPGA-based image processor architecture for wireless multimedia sensor network
dc.typeConference paper
pubs.publication-statusPublished
ror.mmsid9915909480001831

Files

Collections