Optimal memory size formula for moving-average digital phase-locked loop
Date
2016
Authors
Ahn, C.
Shi, P.
Hyun You, S.
Editors
Advisors
Journal Title
Journal ISSN
Volume Title
Type:
Journal article
Citation
IEEE Signal Processing Letters, 2016; 23(12):1844-1847
Statement of Responsibility
Choon Ki Ahn, Peng Shi, Sung Hyun You
Conference Name
Abstract
This letter proposes a new moving-average form of digital phase-locked loop (DPLL) that uses the average value of measurements on a memory horizon and the correction term to estimate phase information. This ensures the desired unbiasedness property for the phase information. A new formula for the optimal memory size of the proposed DPLL with minimization of the expected squared phase error is established. A numerical example is given to show that the developed DPLL has superior robustness against quantization and incorrect noise compared to the existing DPLLs.
School/Discipline
Dissertation Note
Provenance
Description
Access Status
Rights
© 2016 IEEE.